Dvcon_fpga_accept
Excited to have my first papers accepted at FPGA and DVCON. Raf will be presenting our work on fixing datapath bugs at DVCON, whilst second-year undergraduate Olly Cassidy will be presenting work that I helped shape into the final paper with Marta Andronic.