My thesis Equality Saturation for Circuit Synthesis and Verification is now finalized and can be downloaded at this link.